Daily Arxiv

This is a page that curates AI-related papers published worldwide.
All content here is summarized using Google Gemini and operated on a non-profit basis.
Copyright for each paper belongs to the authors and their institutions; please make sure to credit the source when sharing.

Modeling Relational Logic Circuits for And-Inverter Graph Convolutional Network

Created by
  • Haebom

Author

Weihao Sun, Shikai Guo, Siwen Wang, Qian Ma, Hui Li

Outline

This paper proposes AIGer, a novel model utilizing And-Inverter Graphs (AIGs) to enhance the efficiency of logic circuit design automation in the field of electronic design automation (EDA). To address the shortcomings of existing models due to the complex structure and large number of nodes of AIGs, which simultaneously model functional and structural characteristics and lack dynamic information propagation capabilities, AIGer consists of a node logic feature initialization embedding component and an AIGs feature learning network component. The former enables efficient node embedding by projecting logical nodes such as AND and NOT into an independent semantic space, while the latter utilizes a heterogeneous graph convolutional network to better represent the original structure and information of AIGs. It designs a dynamic relational weight matrix and a differentiated information aggregation method. Experimental results demonstrate that AIGer significantly improves the MAE and MSE compared to the best-performing existing models in signal probability prediction (SSP) and truth table distance prediction (TTDP) tasks.

Takeaways, Limitations

Takeaways:
A novel method for modeling AIGs by effectively combining their functional and structural characteristics is presented.
Improving the information dissemination capabilities of AIGs through heterogeneous graph convolutional networks, dynamic relational weight matrices, and differentiated information aggregation methods.
Performance improvement over the existing best-performing models in signal probability prediction (SSP) and truth table distance prediction (TTDP) tasks (SSP: MAE 18.95%, MSE 44.44% improvement; TTDP: MAE 33.57%, MSE 14.79% improvement).
Contributing to improving the efficiency of logic circuit design automation in the EDA field
Limitations:
Further experiments and analysis are needed to determine the generalization performance of the proposed model.
Further research is needed on scalability and computational costs for large-scale AIGs.
There is a possibility that it may show biased performance for certain types of AIGs (requires consideration of the characteristics of the dataset).
👍