This paper emphasizes the necessity of leveraging AI-based EDA tools, high-performance computing, and parallel algorithms for next-generation microprocessor innovation. Existing machine learning-based DRC violation prediction has limitations in that it relies on supervised learning methods that require large, balanced datasets and long learning times. In this study, we present the first unsupervised learning-based DRC violation prediction methodology. We build a model using only a single-class imbalanced dataset and set a threshold to determine whether new data is classified or not. The experimental results implemented using 28nm CMOS technology and Synopsys EDA tools show that the proposed methodology achieves 99.95% prediction accuracy and is much faster (26.3x faster than SVM and up to 6003x faster than NN) than SVM and NN models (85.44% and 98.74%, respectively).